Skip to content
BetterDL

Falling edge (negative edge)

Also called: negative-going edge, trailing edge, negedge, negative-edge-triggered, negative edge triggered, high-to-low transition

The moment a signal changes from 1 to 0. Negative-edge-triggered flip-flops, drawn with a bubble on the clock pin, sample at these edges.

A falling edge (or negative edge) is a 1 → 0 transition: the instant a signal drops from high to low. It is the mirror image of the rising edge.

A negative-edge-triggered flip flop samples its inputs at each falling clock edge and ignores the rising ones. Its symbol has a small bubble on the clock input, next to the triangle. Without the bubble, assume positive-edge triggering.

Finding falling edges on a slotted waveform:

  • Look for a slot where the signal is 0 and the slot before it is 1.
  • A long low stretch holds only one falling edge, at its start.
  • A signal that starts at 0 has no falling edge in its first slot.

Where they appear: some designs clock half their flip-flops on each edge to do work twice per cycle. In a ripple counter, each stage is clocked by the previous stage's output, and whether it counts up or down depends on which edge the stages use. Inverting a clock turns its falling edges into rising ones, so a negative-edge flip-flop behaves like a positive-edge one with an inverted clock.

Worked example

Example

Same signals, two kinds of flip-flop

CLK starts high. Compare a negative-edge D flip-flop with a positive-edge one. Both start at 0. Falling edges: slots 3, 7 and 11. Rising edges: slots 5 and 9.

CLKDQ negQ pos
  1. 1.

    Slot 1 is not an edge: the clock starts high with nothing before it.

  2. 2.

    Negative-edge: slot 3, D = 0 → Q stays 0. Slot 7, D = 1 → Q = 1. Slot 11, D = 0 → Q = 0.

  3. 3.

    Positive-edge: slot 5, D = 1 → Q = 1. Slot 9, D = 0 → Q = 0.

  4. 4.

    Same D, different sampling instants, so the two outputs differ.

Common mistakes

  • Ignoring the bubble on a clock pin. A bubble there means the falling edge.

  • Counting every slot where the clock is 0 as a falling edge. Only the first slot of each low stretch is.

  • Thinking a negative-edge flip-flop is a latch enabled while the clock is low. It still samples at one instant.

Practice Falling edge (negative edge)

Interactive questions with instant feedback and a worked solution for every wrong answer.

Learn it step by step

Falling edge (negative edge) is taught in Latches and Flip-Flops, Logic Gates and Counters.